

Version 1.08 -Dec. 26, 2019

Copyright \odot 2019 by PADAUK Technology Co., Ltd., all rights reserved

6F-6, No.1, Sec. 3, Gongdao 5th Rd., Hsinchu City 30069, Taiwan, R.O.C. TEL: 886-3-572-8688 a www.padauk.com.tw



IMPORTANT NOTICE

PADAUK Technology reserves the right to make changes to its products or to terminate production of its products at any time without notice. Customers are strongly recommended to contact PADAUK Technology for the latest information and verify whether the information is correct and complete before placing orders.

PADAUK Technology products are not warranted to be suitable for use in life-support applications or other critical applications. PADAUK Technology assumes no liability for such applications. Critical applications include, but are not limited to, those that may involve potential risks of death, personal injury, fire or severe property damage.

PADAUK Technology assumes no responsibility for any issue caused by a customer's product design. Customers should design and verify their products within the ranges guaranteed by PADAUK Technology. In order to minimize the risks in customers' products, customers should design a product with adequate operating safeguards.



Table of Contents

1.	Feat	tures	6
	1.1.	Special Features	6
	1.2.	System Features	6
	1.3.	CPU Features	6
	1.4.	Package Information:	6
2.	Gene	eral Description and Block Diagram	7
3.	Pin A	Assignment and Functional Description	8
4.	Devi	ice Characteristics	11
	4.1.	DC/AC Characteristics	11
	4.2.	Absolute Maximum Ratings	12
	4.3.	Typical IHRC Frequency vs. VDD (calibrated to 16MHz)	13
	4.4.	Typical ILRC Frequency vs. VDD	13
	4.5.	Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)	14
	4.6.	Typical ILRC Frequency vs. Temperature	14
	4.7.	Typical Operating Current vs. VDD and CLK=IHRC/n	15
	4.8.	Typical Operating Current vs. VDD and CLK=ILRC/n	15
	4.9.	Typical IO pull high resistance	16
	4.10.	. Typical IO driving current (I_{OH}) and sink current (I_{OL})	16
	4.11.	. Typical IO input high / low threshold voltage (V_IH/V_IL)	17
	4.12.	. Typical power down current (I_{PD}) and power save current (I_{PS})	18
5.	Func	ctional Description	19
	5.1.	Program Memory – OTP	19
	5.2.	Boot Up	19
		5.2.1. Timing charts for reset conditions	20
	5.3.	Data Memory – SRAM	21
	5.4.	Oscillator and clock	21
		5.4.1 Internal High RC oscillator and Internal Low RC oscillator	21 21
		5.4.3 IHRC Frequency Calibration and System Clock	22
		5.4.4 System Clock and LVR levels	23
	5.5.	16-bit Timer (Timer16)	24
	5.6.	Watchdog Timer	25
	5.7.	Interrupt	26
	5.8.	Power-Save and Power-Down	28
		5.8.1 Power-Save mode ("stopexe")	28 20
		5.8.3 Wake-up	29
	5.9.	IO Pins	31
	5.10.	. Reset and LVR	32
		5.10.1 Reset	32
		5.10.2 LVR reset	32
6		D. TU.D NULLE TULLER TESEL	32 21
0.		reălorel o	



	6.1.	ACC Status Flag Register (<i>flag</i>). IO address = 0x00	4
	6.2.	Stack Pointer Register (<i>sp</i>). IO address = 0x02	4
	6.3.	Clock Mode Register (<i>clkmd</i>). IO address = $0x03$	4
	6.4.	Interrupt Enable Register (<i>inten</i>), IQ address = $0x04$	5
	6.5.	Interrupt Request Register (<i>intro</i>). IO address = 0x05	5
	6.6.	Timer 16 mode Register ($t16m$). IO address = 0x06	5
	6.7.	External Oscillator setting Register (<i>eoscr.</i> write <i>only</i>). IO address = 0x0a	6
	6.8.	IHRC oscillator control Register (<i>ihrcr, write only</i>), IO address = 0x0b	6
	6.9.	Interrupt Edge Select Register (<i>integs</i>), IO address = 0x0c	6
	6.10.	Port A Digital Input Enable Register (<i>padier</i>), IO address = 0x0d	6
	6.11.	Port B Digital Input Enable Register (<i>pbdier</i>), IO address = 0x0e	7
	6.12.	Port A Data Registers (<i>pa</i>), IO address = 0x10	7
	6.13.	Port A Control Registers (<i>pac</i>), IO address = 0x11	7
	6.14.	Port A Pull-High Registers (<i>paph</i>), IO address = 0x12	7
	6.15.	Port B Data Registers (<i>pb</i>), IO address = 0x14	7
	6.16.	Port B Control Registers (<i>pbc</i>), IO address = 0x15	7
	6.17.	Port B Pull-High Registers (<i>pbph</i>), IO address = 0x16	7
	6.18.	MISC Register (<i>misc</i>), IO address = 0x3b	8
7.	Instr	uctions	9
	7.1.	Data Transfer Instructions	0
	7.2.	Arithmetic Operation Instructions4	2
	7.3.	Shift Operation Instructions	4
	7.4.	Logic Operation Instructions	5
	7.5.	Bit Operation Instructions	7
	7.6.	Conditional Operation Instructions4	7
	7.7.	System control Instructions	8
	7.8.	Summary of Instructions Execution Cycle5	0
	7.9.	Summary of affected flags by Instructions	1
	7.10.	BIT definition	1
8.	Code	9 Options	2
9.	Spec	ial Notes5	3
	9.1.	Warning5	3
	9.2.	Using IC	3
		9.2.1. IO pin usage and setting5	3
		9.2.2. Interrupt	3
		9.2.3. System clock switching	4
		9.2.5. TIMER time out	5
		9.2.6. LVR	5
		9.2.7. IHRC	5
	0.0	9.2.8. Program writing	6
	9.3.	Using ICE	0



Revision History:

Revision	Date	Description		
0.01	2013/12/10	1 st version		
0.02	2014/2/10	Add section 5.10.3 Notice for LVR reset ,Add chapter 8 Special Notes		
0.03	2014/12/22	Amend PMS153 operating temperature to -40°C ~ 85°C		
0.04	2015/5/25	Add 4.1 V_{FSV} forbidden startup voltage range, T_{POR} and T_{FSV}		
0.05	2015/6/17	Amend PMS153 operating temperature to -20°C ~ 70°C		
0.06	2016/7/7	Add section 5.8.3: the description of wake-up Add section 8.3 Warning		
1.07	2018/12/11	 Amend company address & Tel No. Amend Section 1.1, 1.2, 1.3 Add section 1.4 Package Information Add Chapter 3 PMC153/PMS153-S08, PMC153/PMS153-D08 Pin Assignment Amend Section 4.1, 4.3 to 4.11 Add Section 4.12 Typical power down current (I_{PD}) and power save current (I_{PS}) Add Section 5.2.1 Timing charts for reset conditions Amend Table2: Two Oscillators provided by PMC153/PMS153 Amend Section 5.4.1, 5.4.3, 5.4.4 Amend Section 5.5 16-bit Timer Amend Section 5.7 Interrupt Amend Section 5.10.1, 5.10.2, 5.10.3 Amend Section 6.6, 6.10, 6.11 Delete the Symbol "pc0" in Chapter 7 Amend Section 7.8 Summary of Instructions Execution Cycle and delete 8.1.7 Move Section 8.1 to Section 9.1 and updated the link Amend Section 9.2.1, 9.2.5, 9.2.8 Add Chapter 8 Code Options Move Section 9.2.1 HRC Amend Section 9.3 Using ICE 		
1.08	2019/12/26	 Amend Section 1.2, 4.10, 5.2.1, 5.8.1, 5.8.2, 6.3, 6.10, 6.11, 9.2.8 Amend Section 4.1: V_{IL}, I_{OL}, I_{OH} Amend Fig 5 Amend Chapter 8 Code Options 		



1. Features

۵

1.1. Special Features

- PMC153 series:
 - ♦ High EFT series
 - ♦ Operating temperature range: -40°C ~ 85°C
- PMS153 series:
 - ♦ General purpose series
 - Not supposed to use in AC RC step-down powered or high EFT requirement applications.
 PADAUK assumes no liability if such kind of applications can not pass the safety regulation tests.
 - ♦ Operating temperature range: -20°C ~ 70°C

1.2. System Features

- ◆ 1KW OTP program memory
- ♦ 64 Bytes data RAM
- One hardware 16-bit timer
- Support fast wake-up
- 12 IO pins with 10mA capability_and optional pull-high resistor (no pull-high resistor in PA5)
- Band-gap circuit to provide 1.20V reference voltage
- Internal High RC Oscillator (IHRC) frequency
- Operating voltage range: 2.2V ~ 5.5V
- Clock sources: internal high RC oscillator and internal low RC oscillator
- ◆ Eight levels of LVR reset ~ 4.1V, 3.6V, 3.1V, 2.8V, 2.5V, 2.2V, 2.0V, 1.8V
- Every IO pin can be configured to enable wake-up function
- Two external interrupt pins

1.3. CPU Features

- One processing unit operating mode
- 79 Powerful instructions
- Most instructions are 1T execution cycle
- Programmable stack pointer and adjustable stack level
- Direct and indirect addressing modes for data access. Data memories are available for use as an index pointer of Indirect addressing mode
- IO space and memory space are independent

1.4. Package Information:

- ♦ PMC153, PMS153 Series
 - PMC153/PMS153-S14: SOP14(150mil)
 - PMC153/PMS153-D14: DIP14(150mil)
 - ♦ PMC153/PMS153-S08: SOP8(150mil)



PMC153/PMS153-D08: DIP8(300mil)

2. General Description and Block Diagram

The PMC153/PMS153 is an IO-Type, fully static, OTP-based CMOS 8-bit microcontroller. The PMC153/PMS153 employs RISC architecture and most the instructions are executed in one cycle except that few instructions are two cycles that handle indirect memory access.

1KW bits OTP program memory and 64 bytes data SRAM are inside, one hardware 16-bit timer is also provided in the PMC153/PMS153.





3. Pin Assignment and Functional Description





PMC153-D08/PMS153-D08(DIP8-300mil)



Pin Name	Pin & Buffer Type	Description
PA7	IO ST / CMOS	The function of this pin is Bit 7 of port A. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 7 of padier register is "0".
PA6	IO ST / CMOS	The function of this pin is Bit 6 of port A. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 6 of <i>padier</i> register is "0".
PA5/PRSTB	IO ST / CMOS	 The functions of this pin can be: (1) Bit 5 of port A. It can be configured as digital input or open-drain output pin. <u>Please notice that there is no pull-high resistor in this pin.</u> (2) Hardware reset. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 5 of <i>padier</i> register is "0". <u>Please put 33Ω resistor in series to have high noise immunity when this pin is in input mode.</u>
PA4	IO ST / CMOS	The function of this pin is Bit 4 of port A. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is disabled when bit 4 of <i>padier</i> register is "0"
PA3	IO ST / CMOS	The function of this pin is Bit 3 of port A. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is disabled when bit 3 of <i>padier</i> register is "0"
PA0/INT0	IO ST / CMOS	 The functions of this pin can be: (1) Bit 0 of port A. It can be configured as digital input or two-state output, with pull-high resistor. (2) External interrupt line 0. <u>Both rising edge and falling edge are accepted to request interrupt service</u>. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is also disabled when bit 0 of <i>padier</i> register is "0".
PB7	IO ST / CMOS	The function of this pin is Bit 7 of port B. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is also disabled when bit 7 of pbdier register is "0".



Pin Name	Pin Type & Buffer Type	Description
PB6	IO ST / CMOS	The function of this pin is Bit 6 of port B. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is also disabled when bit 6 of <i>pbdier</i> register is "0".
PB5	IO ST / CMOS	The function of this pin is Bit 5 of port B. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is also disabled when bit 5 of <i>pbdier</i> register is "0".
PB2	IO ST / CMOS	The function of this pin is Bit 2 of port B. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is also disabled when bit 2 of <i>pbdier</i> register is "0".
PB1	IO ST / CMOS	The function of this pin is Bit 1 of port B. It can be configured as digital input or two-state output, with pull-high resistor. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is also disabled when bit 1 of <i>pbdier</i> register is "0".
PB0/INT1	IO ST / CMOS	 The functions of this pin can be: (1) Bit 0 of port B. It can be configured as digital input or two-state output, with pull-high resistor. (2) External interrupt line 1. Both rising edge and falling edge are accepted to request interrupt service. This pin can be used to wake up system during sleep mode; however, wake-up function from this pin is also disabled when bit 0 of <i>pbdier</i> register is "0".
VDD		Positive power
GND		Ground
Notes: IO: Input/0	Output; ST: Sch	mitt Trigger input; CMOS: CMOS voltage level



4. Device Characteristics

4.1. DC/AC Characteristics

All data are acquired under the conditions of Vdd=5.0V, f_{SYS} =2MHz unless noted.

Symbol	Description	Min	Тур	Мах	Unit	Conditions
V _{DD}	Operating Voltage	2.2	5.0	5.5	V	* Subject to LVR tolerance
V _{FSV}	Forbidden V _{DD} Startup voltage Range*	0.7		1.6	V	
T _{POR}	V_{DD} power on time (V_{DD} from 0V to 5V)			50	ms	
T _{FSV}	V_{DD} power on time during V_{FSV} range			10	ms	
f _{sys}	System clock (CLK)* = IHRC/2 IHRC/4 IHRC/8 ILRC	0 0 0	35K	8M 4M 2M	Hz	$ \begin{array}{l} Under_20ms_Vdd_ok^{**} = Y/N \\ V_{DD} \ge 2.5V \ / \ V_{DD} \ge 3.1V \\ V_{DD} \ge 2.2V \ / \ V_{DD} \ge 2.5V \\ V_{DD} \ge 2.2V \ / \ V_{DD} \ge 2.2V \\ V_{DD} \ge 5.0V \end{array} $
I _{OP}	Operating Current		1 7		mA uA	f _{SYS} =1MIPS@5.0V f _{SYS} =ILRC=21kHz@3.3V
I _{PD}	Power Down Current (by stopsy s command)		1 0.5		uA uA	f_{SYS} = 0Hz,VDD=5.0V f_{SYS} = 0Hz,VDD=3.3V
I _{PS}	Power Save Current (by <i>stopexe</i> command)		0.4		mA	VDD=5.0V; Band-gap, LVR, IHRC, ILRC, Timer16 modules are ON.
V _{IL}	Input low voltage for IO lines	0		$0.2V_{DD}$	V	
V _{IH}	Input high voltage for IO lines	$0.7 V_{DD}$		V _{DD}	V	
I _{OL}	PA5 Others		4 12		mA	V _{DD} =5.0V, V _{OL} =0.5V
I _{он}	PA5 Others		09		mA	V _{DD} =5.0V, V _{OH} =4.5V
V _{IN}	Input voltage	-0.3		V _{DD} +0.3	V	
I _{INJ (PIN)}	Injected current on pin			1	mA	VDD+0.3 \ge V _{IN} \ge -0.3
R _{PH}	Pull-high Resistance		62 100 210		KΩ	V _{DD} =5.0V V _{DD} =3.3V V _{DD} =2.2V
V _{LVR}	Low Voltage Detect Voltage *	3.86 3.35 2.84 2.61 2.37 2.04 1.86	4.15 3.60 3.05 2.80 2.55 2.20 2.00	4.44 3.85 3.26 3.00 2.73 2.35 2.14	V	



Symbol	Description	Min	Тур	Мах	Unit	Conditions
						VDD=2.2V~5.5V,
		15.20*	16*	16.80*	MHz	-40°C <ta<85°c*< td=""></ta<85°c*<>
£	Frequency of IHRC after	15.28*	16*	16.72*		Conditions $UD=2.2V \sim 5.5V$, $40^{\circ}C < Ta < 85^{\circ}C^{*}$ $20^{\circ}C < Ta < 70^{\circ}C^{*}$ $UD=2.2V \sim 5.5V$, $40^{\circ}C < Ta < 85^{\circ}C^{*}$ $20^{\circ}C < Ta < 70^{\circ}C^{*}$ $DD=5.0V$, $Ta = 25^{\circ}C$ $VDD=5.0V$, $-40^{\circ}C < Ta < 85^{\circ}C^{*}$ $VDD=5.0V$, $-20^{\circ}C < Ta < 70^{\circ}C^{*}$ $VDD=3.3V$, $-20^{\circ}C < Ta < 70^{\circ}C^{*}$ $VDD=5.0V$ n power-down mode. misc[1:0]=01 misc[1:0]=10 misc[1:0]=11 @VDD=5V, ILRC~235kHz @VDD=3.3V, ILRC~21kHz Where T_{SIHRC} is the stable ime of IHRC from power-on. Where T_{ILRC} is the clock period of ILRC @VDD=5V
IHRC	calibration *					VDD=2.2V~5.5V,
		15.20*	16*	16.80*	MHz	-40°C <ta<85°c*< td=""></ta<85°c*<>
		15.28*	16*	16.72		-20°C <ta<70°c*< td=""></ta<70°c*<>
		29.7*	35*	39.6*		VDD=5.0V, Ta=25°C
		22.7*	35*	47.3*		VDD=5.0V, -40°C <ta<85°c*< td=""></ta<85°c*<>
ć		24.5*	35*	45.5*		VDD=5.0V, -20°C <ta<70°c*< td=""></ta<70°c*<>
T _{ILRC}	Frequency of ILRC *	14.8*	17*	19.8*	KHZ	VDD=3.3V, Ta=25°C
		11.3*	17*	23.6*		VDD=3.3V, -40°C <ta<85°c*< td=""></ta<85°c*<>
		11.9*	17*	22.1*		VDD=3.3V, -20°C <ta<70°c*< td=""></ta<70°c*<>
t _{INT}	Interrupt pulse width	30			ns	$V_{DD} = 5.0V$
V _{DR}	RAM data retention voltage*	1.5			V	In power-down mode.
			2048		ILRC	misc[1:0]=00 (default)
			4096			misc[1:0]=01
t _{WDT}	Watchdog timeout period		16384		Clock	Hz VDD=2.2V~5.5V, Hz -40°C <ta<85°c*< td=""> -20°C <ta<70°c*< td=""> Hz VDD=2.2V~5.5V, Hz -40°C <ta<85°c*< td=""> -20°C <ta<70°c*< td=""> VDD=5.0V, Ta=25°C VDD=5.0V, -40°C <ta<85°c*< td=""> VDD=5.0V, -20°C <ta<70°c*< td=""> VDD=3.3V, Ta=25°C VDD=3.3V, -20°C <ta<70°c*< td=""> VDD=3.3V, -20°C <ta<70°c*< td=""> VDD=3.3V, -20°C <ta<70°c*< td=""> NDD=5.0V V In power-down mode. misc[1:0]=00 (default) misc[1:0]=10 misc[1:0]=11 misc[1:0]=11 @VDD=5V, ILRC~35kHz @VDD=5V, ILRC~21kHz SYS Where T_{SYS} is the time period of system clock Where T_{SHRC} is the stable time of IHRC from power-on. LRC Where T_{ILRC} is the clock period of ILRC JS @VDD=5V</ta<70°c*<></ta<70°c*<></ta<70°c*<></ta<70°c*<></ta<85°c*<></ta<70°c*<></ta<85°c*<></ta<70°c*<></ta<85°c*<>
			256		pened	misc[1:0]=11
	System boot-up period from		28			@VDD=5V, ILRC~35kHz
τ _{SBP}	power-on		48		ms	@VDD=3.3V, ILRC~21kHz
	System wake-up period :					
	Fast wake-up by IO toggle from		100		- -	Where T _{SYS} is the time
	STOPEXE suspend		120		I SYS	period of system clock
	Fast wake-up by IO toggle from		$128 T_{SYS}$			Where T_{SIHRC} is the stable
t _{WUP}	STOPSYS suspend, IHRC is the		+			time of IHRC from power-on.
	system clock		T _{SIHRC}			
	Normal wake-up from					Where T_{ILRC} is the clock
	STOPEXE or STOPSYS		1024		T _{ILRC}	period of ILRC
	suspend					
t _{RST}	External reset pulse width	120			us	@VDD=5V

*These parameters are for design reference, not tested for every chip.

** Under_20ms_Vdd_Ok is a checking condition for the VDD rising from 0V to the stated voltage within 20ms.

4.2. Absolute Maximum Ratings



Junction Temperature 150°C





4.4. Typical ILRC Frequency vs. VDD





4.5. Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)



4.6. Typical ILRC Frequency vs. Temperature





4.7. Typical Operating Current vs. VDD and CLK=IHRC/n

Conditions: ON: Band-gap, LVR, IHRC, T16 modules; OFF: ILRC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating



4.8. Typical Operating Current vs. VDD and CLK=ILRC/n

Conditions: ON: Band-gap, LVR, ILRC, T16 modules; OFF: IHRC modules;







4.9. Typical IO pull high resistance



4.10. Typical IO driving current (I_{OH}) and sink current (I_{OL})







4.11. Typical IO input high / low threshold voltage (V_{IH}/V_{IL})





4.12. Typical power down current (IPD) and power save current (IPS)







5. Functional Description

5.1. Program Memory – OTP

The OTP (One Time Programmable) program memory is used to store the program instructions to be executed. The OTP program memory may contains the data, tables and interrupt entry. After reset, the initial address for FPP0 is 0x000. The interrupt entry is 0x010 if used, the last eight addresses are reserved for system using, like checksum, serial number, etc. The OTP program memory for PMC153/PMS153 is a 1KW that is partitioned as Table 1. The OTP memory from address 0x3F8 to 0x3FF is for system using, address space from 0x001 to 0x00F and from 0x011 to 0x3F7 are user program spaces.

Address	Function
0x000	FPP0 reset – goto instruction
0x001	User program
•	•
•	•
0x00F	User program
0x010	Interrupt entry address
0x011	User program
•	•
0x3F7	User program
0x3F8	System Using
•	•
0x3FF	System Using

Table 1: Program Memory Organization

5.2. Boot Up

POR (Power-On-Reset) is used to reset PMC153/PMS153 when power up, however, the supply voltage may be not stable. To ensure the stability of supply voltage after power up, it will wait 1024 ILRC clock cycles before first instruction being executed, which is t_{SBP} and shown in the Fig. 1.

VDD	
POR	
Program	
Execution	

Boot up from Power-On Reset Fig. 1: Power Up Sequence



5.2.1. Timing charts for reset conditions









5.3. Data Memory – SRAM

The access of data memory can be byte or bit operation. Besides data storage, the SRAM data memory is also served as data pointer of indirect access method and the stack memory.

The stack memory is defined in the data memory. The stack pointer is defined in the stack pointer register; the depth of stack memory of each processing unit is defined by the user. The arrangement of stack memory fully flexible and can be dynamically adjusted by the user.

For indirect memory access mechanism, the data memory is used as the data pointer to address the data byte. All the data memory could be the data pointer; it's quite flexible and useful to do the indirect memory access. All the 64 bytes data memory of PMC153/PMS153 can be accessed by indirect access mechanism.

5.4. Oscillator and clock

There are two oscillator circuits provided by PMC153/PMS153: internal high RC oscillator (IHRC) and internal low RC oscillator (ILRC), and these two oscillators are enabled or disabled by registers clkmd.4 and clkmd.2 independently. User can choose one of these two oscillators as system clock source and use *clkmd* register to target the desired frequency as system clock to meet different application.

Oscillator Module	Enable/Disable
IHRC	clkmd.4
ILRC	clkmd.2

Table2: Two Oscillators provided by PMC153/PMS153

5.4.1 Internal High RC oscillator and Internal Low RC oscillator

After boot-up, the IHRC and ILRC oscillators are enabled. The frequency of IHRC can be calibrated to eliminate process variation by *ihrcr* register; normally it is calibrated to 16MHz. The frequency deviation can be within 2% normally after calibration and it still drifts slightly with supply voltage and operating temperature. Please refer to the measurement chart for IHRC frequency VS VDD and IHRC frequency VS temperature. The frequency of ILRC will vary by process, supply voltage and temperature, please refer to DC specification and do not use for accurate timing application.

5.4.2 IHRC calibration

The IHRC frequency may be different chip by chip due to manufacturing variation, PMC153/PMS153 provide the IHRC frequency calibration to eliminate this variation, and this function can be selected when compiling user's program and the command will be inserted into user's program automatically. The calibration command is shown as below:

.ADJUST_IC SYSCLK=IHRC/(p1), IHRC=(p2)MHz, VDD=(p3)V

Where,

p1=2, 4, 8, 16, 32; In order to provide different system clock.

p2=14 ~ 18; In order to calibrate the chip to different frequency, 16MHz is the usually one.

p3=2.2 ~ 5.5; In order to calibrate the chip under different supply voltage.



5.4.3 IHRC Frequency Calibration and System Clock

During compiling the user program, the options for IHRC calibration and system clock are shown as Table 3:

SYSCLK	CLKMD	IHRCR	Description
○ Set IHRC / 2	= 34h (IHRC / 2)	Calibrated	IHRC calibrated to 16MHz, CLK=8MHz (IHRC/2)
 Set IHRC / 4 	= 14h (IHRC / 4)	Calibrated	IHRC calibrated to 16MHz, CLK=4MHz (IHRC/4)
 Set IHRC / 8 	= 3Ch (IHRC / 8)	Calibrated	IHRC calibrated to 16MHz, CLK=2MHz (IHRC/8)
 Set IHRC / 16 	= 1Ch (IHRC / 16)	Calibrated	IHRC calibrated to 16MHz, CLK=1MHz (IHRC/16)
 Set IHRC / 32 	= 7Ch (IHRC / 32)	Calibrated	IHRC calibrated to 16MHz, CLK=0.5MHz (IHRC/32)
○ Set ILRC	= E4h (ILRC / 1)	Calibrated	IHRC calibrated to 16MHz, CLK=ILRC
○ Disable	No change	No Change	IHRC not calibrated, CLK not changed

Table 3: Options for IHRC Frequency Calibration

Usually, .ADJUST_IC will be the first command after boot up, in order to set the target operating frequency whenever stating the system. The program code for IHRC frequency calibration is executed only one time that occurs in writing the codes into OTP memory; after then, it will not be executed again. If the different option for IHRC calibration is chosen, the system status is also different after boot. The following shows the status of PMC153/PMS153 for different option:

(1) .ADJUST_IC SYSCLK=IHRC/2, IHRC=16MHz, VDD=5V

After boot up, CLKMD = 0x34:

- IHRC frequency is calibrated to 16MHz@VDD=5V and IHRC module is enabled
- System CLK = IHRC/2 = 8MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode
- (2) .ADJUST_IC SYSCLK=IHRC/4, IHRC=16MHz, VDD=3.3V After boot, CLKMD = 0x14:
 - IHRC frequency is calibrated to 16MHz@VDD=3.3V and IHRC module is enabled
 - ♦ System CLK = IHRC/4 = 4MHz
 - Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode
- (3) .ADJUST_IC SYSCLK=IHRC/8, IHRC=16MHz, VDD=2.5V After boot, CLKMD = 0x3C:
 - IHRC frequency is calibrated to 16MHz@VDD=2.5V and IHRC module is enabled
 - System CLK = IHRC/8 = 2MHz
 - Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

(4) .ADJUST_IC SYSCLK=IHRC/16, IHRC=16MHz, VDD=2.2V After boot, CLKMD = 0x1C:

- IHRC frequency is calibrated to 16MHz@VDD=2.2V and IHRC module is enabled
- System CLK = IHRC/16 = 1MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode



- (5) .ADJUST_IC SYSCLK=IHRC/32, IHRC=16MHz, VDD=5V
 - After boot, CLKMD = 0x7C:
 - ◆ IHRC frequency is calibrated to 16MHz@VDD=5V and IHRC module is enabled
 - System CLK = IHRC/32 = 500kHz
 - Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

(6) .ADJUST_IC SYSCLK=ILRC, IHRC=16MHz, VDD=5V

After boot, CLKMD = 0XE4:

- IHRC frequency is calibrated to 16MHz@VDD=5V and IHRC module is disabled
- System CLK = ILRC
- Watchdog timer is disabled, ILRC is enabled, PA5 is input mode
- (7) .ADJUST_IC DISABLE

After boot, CLKMD is not changed (Do nothing):

- IHRC is not calibrated and IHRC module is disabled
- System CLK = ILRC
- Watchdog timer is enabled, ILRC is enabled, PA5 is in input mode

5.4.4 System Clock and LVR levels

The clock source of system clock comes from IHRC or ILRC, the hardware diagram of system clock in the PMC153/PMS153 is shown as Fig. 2.



Fig. 2: Options of System Clock

User can choose different operating system clock depends on its requirement; the selected operating system clock should be combined with supply voltage and LVR level to make system stable. The LVR level will be selected during compilation. Please refer to Section 4.1.



5.5. 16-bit Timer (Timer16)

PMC153/PMS153 provides a 16-bit hardware timer (Timer16) and its clock source may come from system clock (CLK), internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), PA0 or PA4. Before sending clock to the 16-bit counter, a pre-scaling logic with divided-by-1, 4, 16 or 64 is selectable for wide range counting. The 16-bit counter performs up-counting operation only, the counter initial values can be stored from data memory by issuing the *stt16* instruction and the counting values can be loaded to data memory by issuing the *ldt16* instruction. The interrupt request from Timer16 will be triggered by the selected bit which comes from bit[15:8] of this 16-bit counter, rising edge or falling edge can be optional chosen by register *integs.4*. The hardware diagram of Timer16 is shown as Fig. 3.



Fig. 3: Hardware diagram of Timer16

When using the Timer16, the syntax for Timer16 has been defined in the .INC file. There are three parameters to define the Timer16 using; 1st parameter is used to define the clock source of Timer16, 2nd parameter is used to define the pre-scalar and the 3rd one is to define the interrupt source.

T16M IO	_RW 0x06	
\$ 7~5:	STOP, SYSCLK, X, PA4_F, IHRC, X, ILRC, PA0_F	// 1 st par.
\$ 4~3:	/1, /4, /16, /64	// 2 nd par.
\$ 2~0:	BIT8, BIT9, BIT10, BIT11, BIT12, BIT13, BIT14, BIT15	// 3 rd par.

User can choose the proper parameters of T16M to meet system requirement, examples as below (For more examples, please refer to IDE software "Application Note \rightarrow Introduction of IC \rightarrow Introduction of Register \rightarrow T16M"):

\$ T16M SYSCLK, /64, BIT15;

// choose (SYSCLK/64) as clock source, every 2^16 clock to set INTRQ.2=1
// if system clock SYSCLK = IHRC / 2 = 8 MHz
// SYSCLK/64 = 8 MHz/64 = 8 uS, about every 524 mS to generate INTRQ.2=1

\$ T16M PA0, /1, BIT8;

// choose PA0 as clock source, every 2^9 to generate INTRQ.2=1 // receiving every 512 times PA0 to generate INTRQ.2=1

\$ T16M STOP;

// stop Timer16 counting



5.6. Watchdog Timer

The watchdog timer (WDT) is a counter with clock coming from ILRC and its frequency is about 35 kHz. There are four different timeout periods of watchdog timer can be chosen by setting the *misc* register, it is:

- ◆ 256 ILRC clock period when misc[1:0]=11
- ◆ 16384 ILRC clock period when misc[1:0]=10
- ◆ 4096 ILRC clock period when misc[1:0]=01
- ◆ 2048 ILRC clock period when misc[1:0]=00 (default)

The frequency of ILRC may drift a lot due to the variation of manufacture, supply voltage and temperature; user should reserve guard band for safe operation. WDT can be cleared by power-on-reset or by command *wdreset* at any time. When WDT is timeout, PMC153/PMS153 will be reset to restart the program execution. The relative timing diagram of watchdog timer is shown as Fig. 4.

VUU	
	- t _{SBP}
WD	
Time Out	
Program	
Execution	
Watch Dog Ti	me Out Sequence

Fig. 4: Sequence of Watch Dog Time Out



5.7. Interrupt

There are three interrupt lines for PMC153/PMS153:

- Two external interrupt: PA0, PB0
- One Timer16 interrupt

Every interrupt request line has its own corresponding interrupt control bit to enable or disable it; the hardware diagram of interrupt function is shown as Fig. 5. All the interrupt request flags are set by hardware and cleared by writing *intrq* register. When the request flags are set, it can be rising edge, falling edge or both, depending on the setting of register *integs*. All the interrupt request lines are also controlled by *engint* instruction (enable global interrupt) to enable interrupt operation and *disgint* instruction (disable global interrupt) to disable it. The stack memory for interrupt is shared with data memory and its address is specified by stack register *sp*. Since the program counter is 16 bits width, the bit 0 of stack register *sp* should be kept 0. Moreover, user can use *pushaf / popaf* instructions to store or restore the values of *ACC* and *flag* register *to / from* stack memory.

Since the stack memory is shared with data memory, the stack position and level are arranged by the compiler in Mini-C project. When defining the stack level in ASM project, users should arrange their locations carefully to prevent address conflicts.



Fig. 5: Hardware diagram of Interrupt controller

Once the interrupt occurs, its operation will be:

- The program counter will be stored automatically to the stack memory specified by register **sp.**
- New *sp* will be updated to *sp+2*.
- Global interrupt will be disabled automatically.
- The next instruction will be fetched from address 0x010.

During the interrupt service routine, the interrupt source can be determined by reading the *intrq* register.

Note: Even if INTEN=0, INTRQ will be still triggered by the interrupt source.

After finishing the interrupt service routine and issuing the *reti* instruction to return back, its operation will be:

- The program counter will be restored automatically from the stack memory specified by register sp.
- New sp will be updated to sp-2.
- Global interrupt will be enabled automatically.
- The next instruction will be the original one before interrupt.



User must reserve enough stack memory for interrupt, two bytes stack memory for one level interrupt and four bytes for two levels interrupt. For interrupt operation, the following sample program shows how to handle the interrupt, noticing that it needs four bytes stack memory to handle interrupt and *pushaf*.

```
void
              FPPA0
                        (void)
{
   ...
      $ INTEN PAO;
                               // INTEN =1; interrupt request when PA0 level changed
                               // clear INTRQ
      INTRQ = 0;
      ENGINT
                               // global interrupt enable
      ...
      DISGINT
                               // global interrupt disable
      ...
}
    void Interrupt (void)
                                   // interrupt service routine
    {
         PUSHAF
                                  // store ALU and FLAG register
         // If INTEN.PA0 will be opened and closed dynamically,
         // user can judge whether INTEN.PA0 =1 or not.
         // Example: If (INTEN.PA0 && INTRQ.PA0) {...}
         // If INTEN.PA0 is always enable,
         // user can omit the INTEN.PA0 judgement to speed up interrupt service routine.
         If (INTRQ.PA0)
                                  // Here for PA0 interrupt service routine
         {
              INTRQ.PA0 = 0;
                                 // Delete corresponding bit (take PA0 for example)
              ...
         }
         ...
        // X : INTRQ = 0;
                                 // It is not recommended to use INTRQ = 0 to clear all at the end of
                                 // the interrupt service routine.
                                // It may accidentally clear out the interrupts that have just occurred
                                // and are not yet processed.
        POPAF
                                // restore ALU and FLAG register
```



5.8. Power-Save and Power-Down

There are three operational modes defined by hardware: ON mode, Power-Save mode and Power-Down modes. ON mode is the state of normal operation with all functions ON, Power-save mode ("*stopexe*") is the state to reduce operating current and CPU keeps ready to continue, Power-Down mode ("*stopsys*") is used to save power deeply. Therefore, Power-save mode is used in the system which needs low operating power with wake-up occasionally and Power-Down mode is used in the system which needs power down deeply with seldom wake-up. table 4 shows the differences in oscillator modules between Power-Save mode ("*stopsys*").

Differences in oscillator modules between STOPSYS and STOPEXE				
	IHRC	ILRC		
STOPSYS	Stop	Stop		
STOPEXE	No Change	No Change		

Table 4: Differences in oscillator modules between STOPSYS and STOPEXE

5.8.1 Power-Save mode ("stopexe")

Using "*stopexe*" instruction to enter the Power-Save mode, only system clock is disabled, remaining all the oscillator modules be active. For CPU, it stops executing; however, for Timer16, counter keep counting if its clock source is not the system clock. The wake-up sources for "*stopexe*" can be IO-toggle or Timer16 counts to set values when the clock source of Timer16 is IHRC or ILRC modules. Wake-up from input pins can be considered as a continuation of normal execution, the detail information for Power-Save mode shown below:

- IHRC oscillator modules: No change, keep active if it was enabled
- ILRC oscillator modules: must remain enabled, need to start with ILRC when be wakening up.
- System clock: Disable, therefore, CPU stops execution
- OTP memory is turned off
- Timer counter: Stop counting if its clock source is system clock or the corresponding oscillator module is disabled; otherwise, it keeps counting. (The Timer contains TM16)
- Wake-up sources:
 - a. IO toggle wake-up: IO toggling in digital input mode (*PxC* bit is 1 and *PxDIER* bit is 1)
 - b. Timer wake-up: If the clock source of Timer is not the SYSCLK, the system will be awakened when the Timer counter reaches the set value.

The watchdog timer must be disabled before issuing the "*stopexe*" command, the example is shown as below:

CLKMD.En_WatchDog	=	0;	// disable watchdog timer
stopexe;			
			// power saving
Wdreset;			
CLKMD.En_WatchDog	=	1;	// enable watchdog timer

Another example shows how to use Timer16 to wake-up from "*stopexe*":

\$ T16M IHRC, /1, BIT8 // Timer16 setting ... WORD count = 0; STT16 count; stopexe;



The initial counting value of Timer16 is zero and the system will be waken up after the Timer16 counts 256 IHRC clocks.

5.8.2 Power-Down mode ("stopsys")

Power-Down mode is the state of deeply power-saving with turning off all the oscillator modules. By using the "*stopsys*" instruction, this chip will be put on Power-Down mode directly. The internal low frequency RC oscillator must be enabled before entering the Power-Down mode, means that bit 2 of register *clkmd* (0x03) must be set to high before issuing "*stopsys*" command in order to resume the system when wakeup. The following shows the internal status of PMC153/PMS153 in detail when "*stopsys*" command is issued:

- All the oscillator modules are turned off
- Enable internal low RC oscillator (set bit 2 of register *clkmd*)
- OTP memory is turned off
- The contents of SRAM and registers remain unchanged
- Wake-up sources: IO toggle in digital mode (PxDIER bit is 1)

Wake-up from input pins can be considered as a continuation of normal execution. To minimize power consumption, all the I/O pins should be carefully manipulated before entering power-down mode. The reference sample program for power down is shown as below:

CMKMD CLKMD.4	= 4 =	0xF4; 0;	// //	cha disa	nge clock from IHRC to ILRC, <mark>disable watchdog timer</mark> able IHRC
 while (1) {					
•	STO	OPSYS;		//	enter power-down
	if	() brea	k;	// //	if wakeup happen and check OK, then return to high speed, else stay in power-down mode again.
} CLKMD	=	0x34;		//	change clock from ILRC to IHRC/2

5.8.3 Wake-up

After entering the Power-Down or Power-Save modes, the PMC153/PMS153 can be resumed to normal operation by toggling IO pins, Wake-up from timer is available for Power-Save mode ONLY. Table 5 shows the differences in wake-up sources between STOPSYS and STOPEXE.

Differences in wake-up sources between STOPSYS and STOPEXE				
	IO Toggle	Timer wake-up		
STOPSYS	Yes	No		
STOPEXE	Yes	Yes		

Table 5: Differences in wake-up sources between Power-Save mode and Power-Down mode

When using the IO pins to wake-up the PMC153/PMS153, registers *padier* should be properly set to enable the wake-up function for every corresponding pin. The wake-up time for normal wake-up is about 1024 ILRC clocks counting from wake-up event; fast wake-up can be selected to reduce the wake-up time by *misc* register. For fast wake-up mechanism, the wake-up time is 128 system clocks from IO toggling if STOPEXE was issued, and 128 system clocks plus IHRC oscillator stable time from IO toggling if STOPSYS was issued. The oscillator stable time is the time for IHRC oscillator from power-on.



Suspend mode	Wake-up mode	System clock source	Wake-up time (t _{wup}) from IO toggle
STOPEXE	foot woko up		128 * T _{SYS,}
suspend	last wake-up	Any one	Where T _{SYS} is the time period of system clock
STOPSYS suspend	fast wake-up	IHRC	128 T_{SYS} + T_{SIHRC} ; Where T_{SIHRC} is the stable time of IHRC from power-on.
STOPEXE	normal	Δηγιόρο	1024 * T _{ILRC} ,
suspend	wake-up	Any one	Where T _{ILRC} is the clock period of ILRC
STOPSYS	normal	Any one	1024 * T _{ILRC} ,
suspend	wake-up		Where TILRC is the clock period of ILRC

Table 6: Wake-up time (t_{WUP}) from IO toggle

To avoid unable wake-up problem happening from drifted process, please switch the system operating frequency to ILRC/1 before executing STOPSYS/STOPEXE instruction, and then switch to the original system operating frequency after waking-up, the example is shown as below:

••••

\$ CLKMD	ILRC/1,En_IHRC,En_ILRC	// SYSCLK swtch to ILRC
stopsys;		// Use stopsys or stopexe
\$ CLKMD	IHRC/n,En_IHRC,En_ILRC	//Switch to SYSCLK after waking-up



5.9. IO Pins

Other than PA5, all the pins can be independently set into two states output or input by configuring the data registers (*pa, pb*), control registers (*pac, pbc*) and pull-high registers (*paph, pbph*). All these pins have Schmitt-trigger input buffer and output driver with CMOS level. When it is set to output low, the pull-high resistor is turned off automatically. If user wants to read the pin state, please notice that it should be set to input mode before reading the data port; if user reads the data port when it is set to output mode, the reading data comes from data register, NOT from IO pad. As an example, Table 7 shows the configuration table of bit 0 of port A. The hardware diagram of IO buffer is also shown as Fig. 6.

pa.0	pac.0	paph.0	Description
Х	0	0	Input without pull-high resistor
Х	0	1	Input with pull-high resistor
0	1	Х	Output low without pull-high resistor
1	1	0	Output high without pull-high resistor
1	1	1	Output high with pull-high resistor





Fig. 6: Hardware diagram of IO buffer

Other than PA5, all the IO pins have the same structure; PA5 can be open-drain ONLY when setting to output mode (without Q1). When PMC153/PMS153 is put in power-down or power-save mode, every pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to input mode and set the corresponding bits of registers *padier* to high. The same reason, *padier*.0 or *pbdier*.0 should be set high when PA0 or PB0 is used as external interrupt pin.



5.10. Reset and LVR

5.10.1 Reset

There are many causes to reset the PMC153/PMS153, once reset is asserted, all the registers in PMC153/PMS153 will be set to default values, system should be restarted once abnormal cases happen, or by jumping program counter to address 0x00. The data memory is in uncertain state when reset comes from power-up and LVR; however, the content will be kept when reset comes from PRSTB pin or WDT timeout.

5.10.2 LVR reset

By code option, there are many different levels of LVR for reset. Usually, user selects LVR reset level to be in conjunction with operating frequency and supply voltage.

5.10.3 Notice for LVR reset

In some applications, the power VDD may change rapidly because of quick switching the power source manually or strong power noise. In case, when the power VDD drops to the level that is lower than the LVR level but higher than 1.0V, if at this time the power VDD is pulled up again to be over LVR level (just see the diagram below), there may be some chances that cause the MCU malfunction or hanged.





To avoid the above problem, please follow the below steps in your program:

Step 1. Insert the below two instructions just after the .ADJUST_IC instruction

SET1 inten.7
Notice: IDE 0.57 or above version will insert this instruction automatically.
Intrq = 0;
Notice: IDE 0.59 or above version will insert this instruction automatically.

Step 2. Never clear the *inten.7* through out the whole program. Please pay special attention in accidental clear *inten.7* by writing operation to the whole *inten* register. Please consider using *set1/set0* instruction to change other interrupt enable flags.

Notice: IDE 0.57 or above version will block the reset operation of inten.7 automatically.

Step 3. When *wdreset* instruction is being used:

Please modify the *wdreset* instruction inside the main loop of the program:

C language:	lf (inte	n.7==0) res	et; else {wdreset;}
Assembly language:	t1sn reset wdrese	inten.7; et	
or use as below :			
	wdrese	et	(for IDE 0.57 or above version only)

Step 4. When *clkmd* is being used:

When *clkmd* instruction is set inside the main loop of the program and *clkmd*.1 = 0, please insert below instructions afterward.

C language:	lf (inter	n.7==0) reset;
Assembly language:	t1sn reset	inten.7;
or use as below to set	clkmd:	
.clkma	/ = 0x hh	;
(" hh" is a hexadecimal	l value. F	or IDE 0.59 or above version only)



6. IO Registers

6.1. ACC Status Flag Register (*flag*), IO address = 0x00

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved. These four bits are "1" when read.
3	-	R/W	OV (Overflow). This bit is set whenever the sign operation is overflow.
2	-	R/W	AC (Auxiliary Carry). There are two conditions to set this bit, the first one is carry out of low nibble in addition operation, and the other one is borrow from the high nibble into low nibble in subtraction operation.
1	-	R/W	C (Carry). There are two conditions to set this bit, the first one is carry out in addition operation, and the other one is borrow in subtraction operation. Carry is also affected by shift with carry instruction.
0	-	R/W	Z (Zero). This bit will be set when the result of arithmetic or logic operation is zero; Otherwise, it is cleared.

6.2. Stack Pointer Register (*sp*), IO address = 0x02

Bit	Reset	R/W	Description
7 – 0	_		Stack Pointer Register. Read out the current stack pointer, or write to change the stack
7 - 0	7-0 -	- R/W	pointer. Please notice that bit 0 should be kept 0 due to program counter is 16 bits.

6.3. Clock Mode Register (*clkmd*), IO address = 0x03

Bit	Reset	R/W	Descr	ription
			System clock selection:	
			Type 0, clkmd[3]=0	Type 1, clkmd[3]=1
			000: IHRC/4	000: IHRC/16
7 5	444		001: IHRC/2	001: IHRC/8
7-5	111	R/VV	01x: reserved	010: reserved
			10x: reserved	011: IHRC/32
			110: ILRC/4	100: IHRC/64
			111: ILRC (default)	1xx: reserved.
4	1	R/W	IHRC oscillator Enable. 0 / 1: disable / enable)
2	0	0 RW	Clock Type Select. This bit is used to select the	he clock type in bit [7:5].
3	0		0 / 1: Type 0 / Type 1	
2	1	R/W	ILRC Enable. 0 / 1: disable / enable	
2	1		If ILRC is disabled, watchdog timer is also dis	abled.
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable	
0	0	R/W	Pin PA5/PRSTB function. 0 / 1: PA5 / PRSTB	·



6.4. Interrupt Enable Register (*inten*), IO address = 0x04

Bit	Reset	R/W	Description
7 – 3	-	R/W	Reserved.
2	-	R/W	Enable interrupt from Timer16 overflow. 0 / 1: disable / enable.
1	-	R/W	Enable interrupt from PB0. 0 / 1: disable / enable.
0	-	R/W	Enable interrupt from PA0. 0 / 1: disable / enable.

6.5. Interrupt Request Register (*intrq*), IO address = 0x05

Bit	Reset	R/W	Description
7 – 3	-	R/W	Reserved.
2	-	R/W	Interrupt Request from Timer16, this bit is set by hardware and cleared by software. 0 / 1: No request / Request
1	-	R/W	Interrupt Request from pin PB0, this bit is set by hardware and cleared by software. 0 / 1: No request / Request
0	-	R/W	Interrupt Request from pin PA0, this bit is set by hardware and cleared by software. 0 / 1: No request / Request

6.6. Timer 16 mode Register (t16m), IO address = 0x06

Bit	Reset	R/W	Description
7 – 5	000	R/W	Timer Clock source selection 000: Timer 16 is disabled 001: CLK (system clock) 010: reserved 011: PA4 falling edge (from external pin) 100: IHRC 101: reserved 110: ILRC 111: PA0 falling edge (from external pin)
4 – 3	00	R/W	Internal clock divider. 00: /1 01: /4 10: /16 11: /64
2-0	000	R/W	Interrupt source selection. Interrupt event happens when selected bit is changed. 0 : bit 8 of Timer16 1 : bit 9 of Timer16 2 : bit 10 of Timer16 3 : bit 11 of Timer16 4 : bit 12 of Timer16 5 : bit 13 of Timer16 6 : bit 14 of Timer16 7 : bit 15 of Timer16



6.7. External Oscillator setting Register (eoscr, write only), IO address = 0x0a

Bit	Reset	R/W	Description
7 – 1	-	-	Reserved. Please keep 0.
0	0	WO	Power-down the Band-gap and LVR hardware modules.
0			0 / 1: normal / power-down.

6.8. IHRC oscillator control Register (*ihrcr, write only*), IO address = 0x0b

Bit	Reset	R/W	Description
5 0		WQ	Bit [5:0] of internal high RC oscillator for frequency calibration.
5-0	-	000	For system using only, please user do NOT write this register.

6.9. Interrupt Edge Select Register (*integs*), IO address = 0x0c

Bit	Reset	R/W	Description
7 – 5	-	-	Reserved. Please keep 0.
			Timer16 edge selection.
4	0	WO	0 : rising edge to trigger interrupt
			1 : falling edge to trigger interrupt
			PB0 edge selection.
			00 : both rising edge and falling edge to trigger interrupt
3 – 2	00	WO	01 : rising edge to trigger interrupt
			10 : falling edge to trigger interrupt
			11 : reserved.
			PA0 edge selection.
			00 : both rising edge and falling edge to trigger interrupt
1 – 0	00	WO	01 : rising edge to trigger interrupt
			10 : falling edge to trigger interrupt
			11 : reserved.

6.10. Port A Digital Input Enable Register (*padier*), IO address = 0x0d

Bit	Reset	R/W	Description
7 – 3	11111	wo	Enable PA7~PA3 digital input and wake up event.
			1 / 0 : enable / disable.
			These bits can be set to low to disable wake up from PA7~PA3 toggling.
2 – 1	-	I	Reserved.
	1	WO	Enable PA0 digital input and wake up event and interrupt request.
0			1 / 0 : enable / disable.
0			This bit can be set to low to disable wake up from PA0 toggling and interrupt request from
			this pin.



6.11. Port B Digital Input Enable Register (*pbdier*), IO address = 0x0e

Bit	Reset	R/W	Description
7 5	111	WO	Enable PB7~ PB5 digital input and wake up event. 1 / 0 : enable / disable.
7-5			If these bit set to low, PB7~ PB5 can NOT be used to wake up the system.
4 – 3	-	-	Reserved.
2 1	11	WO	Enable PB2~PB1 digital input and wake up event. 1 / 0 : enable / disable.
2-1			If these bit set to low, PB2~PB1 can NOT be used to wake up the system.
	1	1 WO	Enable PB0 digital input and wake up event and interrupt request.
0			1 / 0 : enable / disable.
0			If this bit is set to low, PB0 can NOT be used to wake up the system and interrupt
			request from this pin.

6.12. Port A Data Registers (*pa*), IO address = 0x10

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Data registers for Port A.

6.13. Port A Control Registers (pac), IO address = 0x11

Bit	Reset	R/W	Description
7 – 0	0x00	0x00 R/W	Port A control registers. This register is used to define input mode or output mode for each
			corresponding pin of port A. 0 / 1: input / output.

6.14. Port A Pull-High Registers (*paph*), IO address = 0x12

Bit	Reset	R/W	Description
			Port A pull-high registers. This register is used to enable the internal pull-high device on
7–0	0x00	R/W	each corresponding pin of port A. 0 / 1 : disable / enable
			Please note that the PA5 does not have pull-high resistor.

6.15. Port B Data Registers (*pb*), IO address = 0x14

Bit	Reset	R/W	Description
7–0	0x00	R/W	Data registers for Port B.

6.16. Port B Control Registers (*pbc*), IO address = 0x15

Bit	Reset	R/W	Description
7–0	0x00	R/W	Port B control registers. This register is used to define input mode or output mode for each
			corresponding pin of port B. 0 / 1: input / output

6.17. Port B Pull-High Registers (*pbph*), IO address = 0x16

Bit	Reset	R/W	Description
7–0	0x00	0x00 R/W	Port B pull-high registers. This register is used to enable the internal pull-high device on
			each corresponding pin of port B. 0 / 1 : disable / enable



6.18. MISC Register (*misc*), IO address = 0x3b

Bit	Reset	R/W	Description
7 - 6	-	-	Reserved
5	0	WO	 Enable fast Wake up. 0: Normal wake up. The wake-up time is 1024 ILRC clocks 1: Fast wake-up. (for The wake-up time is 128 CLKs (system clock) + oscillator stable time. If wake-up from STOPEXE suspend, there is no oscillator stable time; If wake-up from STOPEXE suspend, it will be IHRC or ILRC stable time from power-on. Please notice that the clock source will be switched to system clock (for example: 4MHz) when fast wakeup is enabled, therefore, it is recommended to turn off the watchdog timer before enabling the fast wakeup
			and turn on the watchdog timer after disabling the fast wakeup.
4	-	-	Reserved
3	0	WO	Recover time from LVR reset. 0: Normal. The system will take about 1024 ILRC clocks to boot up from LVR reset. 1: Fast. The system will take about 64 ILRC clocks to boot up from LVR reset.
2	0	WO	Disable LVR function. 0 / 1 : Enable / Disable
1 – 0	00	WO	Watch dog time out period 00: 2048 ILRC clock period 01: 4096 ILRC clock period 10: 16384 ILRC clock period 11: 256 ILRC clock period



7. Instructions

Symbol	Description
ACC	Accumulator (Abbreviation of accumulator)
а	Accumulator (Symbol of accumulator in program)
sp	Stack pointer
flag	ACC status flag register
I	Immediate data
&	Logical AND
	Logical OR
\leftarrow	Movement
۸	Exclusive logic OR
+	Add
	Subtraction
~	NOT (logical complement, 1's complement)
Γ	NEG (2's complement)
OV	Overflow (The operational result is out of range in signed 2's complement number system)
Z	Zero (If the result of ALU operation is zero, this bit is set to 1)
C	Carry (The operational result is to have carry out for addition or to borrow carry for subtraction
C	in unsigned number system)
A.C.	Auxiliary Carry (If there is a carry out from low nibble after the result of ALU operation, this bit is
AU	set to 1)
word	Only addressed in 0~0x1F (0~31) is allowed
M.n	Only addressed in 0~0xF (0~15) is allowed



7.1. Data Transfer Instructions

<i>mov</i> a,	I	Move immediate data into ACC.
		Example: <i>mov</i> a, 0x0f;
		Result: $a \leftarrow 0$ fh;
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
mov M	, а	Move data from ACC into memory
		Example: <i>mov</i> MEM, a;
		Result: MEM ← a
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
<i>mov</i> a,	М	Move data from memory into ACC
		Example: <i>mov</i> a, MEM ;
		Result: $a \leftarrow MEM$; Flag Z is set when MEM is zero.
		Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
mov a	a, IO	Move data from IO into ACC
		Example: <i>mov</i> a, pa ;
		Result: $a \leftarrow pa$; Flag Z is set when pa is zero.
		Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
mov l	O, a	Move data from ACC into IO
		Example: <i>mov</i> pb, a;
		Result: pb ← a
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ldt16 wo	ord	Move 16-bit counting values in Timer16 to memory in word.
		Example: <i>Idt16</i> word;
		Result: word \leftarrow 16-bit timer
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
		Application Example:
		word T16vel // declare e DAM word
		 alaar Ib@ T16val : // alaar T16val /I SP)
		c/car ib $@$ T16val; // clear T16val (LSB)
		Clear TIDW TOVAL, // Clear TOVAL (MOD)
		 soti tiem 5 · // onable Timer16
		 set0 t16m 5 · // disable Timer 16
		Idt16 T16val: // save the T16 counting value to T16val
stt16 wo	ord	Store 16-bit data from memory in word to Timer16.
		Example: stt16 word:
		Result: 16-bit timer \leftarrow word
		Affected flags: $[N_{I}Z_{I}] = [N_{I}C_{I}Z_{I}]$
		Application Example:
		word T16val ; // declare a RAM word



	mov a, 0x34 ; mov lb@ T16val , a ; // move 0x34 to T16val (LSB) mov a, 0x12 ; mov hb@ T16val , a ; // move 0x12 to T16val (MSB) stt16 T16val ; // initial T16 with 0x1234
<i>idxm</i> a, index	Move data from specified memory to ACC by indirect method. It needs 2T to execute this instruction. Example: $idxm$ a, index; Result: $a \leftarrow [index]$, where index is declared by word. Affected flags: $\llbracket N_{\bot} Z \ \llbracket N_{\bot} C \ \llbracket N_{\bot} AC \ \llbracket N_{\bot} OV$ Application Example:
	wordRAMIndex ;// declare a RAM pointermova, 0x5B ;// assign pointer to an address (LSB)movIb@RAMIndex, a ;// save pointer to RAM (LSB)mova, 0x00 ;// assign 0x00 to an address (MSB), should be 0movhb@RAMIndex, a ;// save pointer to RAM (MSB)
	 idxm a, RAMIndex ; // mov memory data in address 0x5B to ACC
<i>ldxm</i> index, a	Move data from ACC to specified memory by indirect method. It needs 2T to execute this instruction. Example: <i>idxm</i> index, a; Result: [index] ← a; where index is declared by word. Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
	word RAMIndex ; // declare a RAM pointer
	mov a, 0x5B; // assign pointer to an address (LSB) mov lb@RAMIndex, a; // save pointer to RAM (LSB) mov a, 0x00; // assign 0x00 to an address (MSB), should be 0 mov hb@RAMIndex, a; // save pointer to RAM (MSB)
	<i>mov</i> a, UXA5 ; <i>idxm</i> RAMIndex, a ; // mov 0xA5 to memory in address 0x5B



xch M	Exchange data between ACC and memory
	Example: <i>xch</i> MEM ;
	Result: MEM \leftarrow a , a \leftarrow MEM
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
pushaf	Move the ACC and flag register to memory that address specified in the stack pointer.
	Example: <i>pushaf</i> ;
	Result: $[sp] \leftarrow \{flag, ACC\};$
	$sp \leftarrow sp + 2;$
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
	Application Example:
	.romadr 0x10; // ISR entry address
	pushaf; // put ACC and flag into stack memory
	// ISR program
	// ISR program
	popaf; // restore ACC and flag from stack memory
	reti ;
popaf	Restore ACC and flag from the memory which address is specified in the stack pointer.
	Example: <i>popaf</i> ;
	Result: $sp \leftarrow sp - 2$;
	$\{Flag, ACC\} \leftarrow [sp];$
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV

7.2. Arithmetic Operation Instructions

add a, l	Add immediate data with ACC, then put result into ACC
	Example: add a, 0x0f;
	Result: $a \leftarrow a + 0$ fh
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
add a, M	Add data in memory with ACC, then put result into ACC
	Example: add a, MEM ;
	Result: a ← a + MEM
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
add M, a	Add data in memory with ACC, then put result into memory
	Example: add MEM, a;
	Result: MEM \leftarrow a + MEM
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
addc a, M	Add data in memory with ACC and carry bit, then put result into ACC
	Example: <i>addc</i> a, MEM ;
	Result: $a \leftarrow a + MEM + C$
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
<i>addc</i> M, a	Add data in memory with ACC and carry bit, then put result into memory
	Example: <i>addc</i> MEM, a ;
	Result: MEM \leftarrow a + MEM + C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV



addc a	Add carry with ACC, then put result into ACC
	Example: <i>addc</i> a;
	Result: a ← a + C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
addc M	Add carry with memory, then put result into memory
	Example: addc MEM;
	Result: MEM \leftarrow MEM + C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
sub a, l	Subtraction immediate data from ACC, then put result into ACC.
	Example: sub a, 0x0f;
	Result: $a \leftarrow a - 0$ fh ($a + [2's complement of 0$ fh])
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
sub a, M	Subtraction data in memory from ACC, then put result into ACC
	Example: sub a, MEM ;
	Result: $a \leftarrow a - MEM (a + [2's complement of M])$
	Affected flags: "Y Z "Y C "Y AC "Y OV
sub M, a	Subtraction data in ACC from memory, then put result into memory
	Example: sub MEM, a;
	Result: MEM \leftarrow MEM - a (MEM + [2's complement of a])
	Affected flags: "Y Z "Y C "Y AC "Y OV
subc a, M	Subtraction data in memory and carry from ACC, then put result into ACC
	Example: subc a, MEM;
	Result: $a \leftarrow a - MEM - C$
	Affected flags: "Y_Z "Y_C "Y_AC "Y_OV
subc M, a	Subtraction ACC and carry bit from memory, then put result into memory
	Example: subc MEM, a;
	Result: MEM \leftarrow MEM $-a - C$
suba a	Subtraction carry from ACC, then put regult into ACC
subc a	Example: subc a:
	$\begin{array}{c} Example. Subc a, \\ Result: a \leftarrow a \in C \end{array}$
	Affected flags: "Y , Z "Y , C "Y , AC "Y , OV
subc M	Subtraction carry from the content of memory then put result into memory
	Example: subc MEM
	Result: MEM \leftarrow MEM - C
	Affected flags: $[Y_Z Y_C Y_A C Y_A C Y_A OV]$
inc M	Increment the content of memory
	Example: <i>inc</i> MEM ;
	Result: MEM \leftarrow MEM + 1
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
dec M	Decrement the content of memory
	Example: <i>dec</i> MEM;
	Result: MEM \leftarrow MEM - 1
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
clear M	Clear the content of memory
	Example: <i>clear</i> MEM ;
	Result: MEM $\leftarrow 0$
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV



7.3. Shift Operation Instructions

sr a	Shift right of ACC, shift 0 to bit 7
	Example: sr a;
	Result: a (0,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
src a	Shift right of ACC with carry bit 7 to flag
	Example: src a;
	Result: a (c,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)
	Affected flags: "N _J Z "Y _J C "N _J AC "N _J OV
sr M	Shift right the content of memory, shift 0 to bit 7
	Example: <i>sr</i> MEM ;
	Result: MEM(0,b7,b6,b5,b4,b3,b2,b1) ← MEM(b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
src M	Shift right of memory with carry bit 7 to flag
	Example: src MEM;
	Result: MEM(c,b7,b6,b5,b4,b3,b2,b1) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
sl a	Shift left of ACC shift 0 to bit 0
	Example: s/ a;
	Result: a (b6,b5,b4,b3,b2,b1,b0,0) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a (b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
slc a	Shift left of ACC with carry bit 0 to flag
	Example: <i>slc</i> a ;
	Result: a (b6,b5,b4,b3,b2,b1,b0,c) \leftarrow a (b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow a(b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
s/ M	Shift left of memory, shift 0 to bit 0
	Example: s/ MEM;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,0) \leftarrow MEM (b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM(b7)
	Affected flags: "N_Z "Y_C "N_AC "N_OV
sic M	Shift left of memory with carry bit 0 to flag
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,C) \leftarrow MEM (b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM (b7)
swap a	Swap the high hibble and low hibble of ACC
	Example. Swap a_{i}
	Result. a (b3,b2,b1,b0,b7,b0,b3,b4) ← a (b7,b0,b3,b4,b3,b2,b1,b0) Affected flags: $\begin{bmatrix} N & Z & \begin{bmatrix} N & Q & \end{bmatrix} \end{bmatrix}$ A fectod flags: $\begin{bmatrix} N & Q & \end{bmatrix} \end{bmatrix}$



7.4. Logic Operation Instructions

and a, I	Perform logic AND on ACC and immediate data, then put result into ACC
	Example: and a, 0x0f;
	Result: a ← a & 0fh
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
and a, M	Perform logic AND on ACC and memory, then put result into ACC
	Example: and a, RAM10;
	Result: a ← a & RAM10
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
and M, a	Perform logic AND on ACC and memory, then put result into memory
	Example: and MEM, a ;
	Result: MEM ← a & MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
or a, l	Perform logic OR on ACC and immediate data, then put result into ACC
	Example: or a, 0x0f;
	Result: a ← a 0fh
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
<i>or</i> a, M	Perform logic OR on ACC and memory, then put result into ACC
	Example: <i>or</i> a, MEM ;
	Result: a ← a MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
or M, a	Perform logic OR on ACC and memory, then put result into memory
	Example: or MEM, a ;
	Result: MEM ← a MEM
	Affected flags: "Y Z "N C "N AC "N OV
<i>xor</i> a, l	Perform logic XOR on ACC and immediate data, then put result into ACC
	Example: xor a, 0x0f;
	Result: $a \leftarrow a^{-1}$ of $b = a^{-1}$
	Affected flags: "Y_Z "N_C "N_AC "N_OV
xor IO, a	Perform logic XOR on ACC and IO register, then put result into IO register
	Example: xor pa, a ;
	Result: $pa \leftarrow a^pa$; // pa is the data register of port A
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
<i>xor</i> a, M	Perform logic XOR on ACC and memory, then put result into ACC
	Example: <i>xor</i> a, MEM ;
	Result: a ← a ^ RAM10
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
<i>xor</i> M, a	Perform logic XOR on ACC and memory, then put result into memory
	Example: xor MEM, a ;
	Result: MEM ← a ^ MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV



not a	Perform 1's complement (logical complement) of ACCExample: not a;Result: $a \leftarrow \sim a$ Affected flags: $\[Y \] Z \[N \] C \[N \] AC \[N \] OV$ Application Example:mov a, 0x38; // ACC=0X38not a; // ACC=0XC7
not M	Perform 1's complement (logical complement) of memory Example: not MEM ; Result: MEM $\leftarrow \sim$ MEM Affected flags: $Y_{\parallel} Z$ $N_{\parallel} C$ Application Example:
	<i>mov</i> mem, a ; // mem = 0x38 <i>not</i> mem ; // mem = 0xC7
neg a	Perform 2's complement of ACC Example: neg a; Result: a ← 〒a Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV Application Example:
	mov a, 0x38 ; // ACC=0X38 neg a ; // ACC=0XC8
neg M	Perform 2's complement of memory Example: neg MEM; Result: MEM $\leftarrow \neg MEM$ Affected flags: $Y_{\parallel} Z = N_{\parallel} C = N_{\parallel} AC = N_{\parallel} OV$ Application Example: mov a, 0x38; mov mem, a; mov mem; mot mem;



7.5. Bit Operation Instructions

<i>set0</i> IO.n	Set bit n of IO port to low
	Example: set0 pa.5;
	Result: set bit 5 of port A to low
	Affected flags: "N_Z "N_C "N_AC "N_OV
set1 IO.n	Set bit n of IO port to high
	Example: set1 pb.5;
	Result: set bit 5 of port B to high
	Affected flags: "N _J Z "N _J C "N _J AC "N _J OV
set0 M.n	Set bit n of memory to low
	Example: set0 MEM.5;
	Result: set bit 5 of MEM to low
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
set1 M.n	Set bit n of memory to high
	Example: set1 MEM.5;
	Result: set bit 5 of MEM to high
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV

7.6. Conditional Operation Instructions

ceqsn a, l	Compare ACC with immediate data and skip next instruction if both are equal.								
	Flag will be changed like as (a \leftarrow a - I)								
	Example: <i>ceqsn</i> a, 0x55 ;								
	inc MEM;								
	goto error;								
	Result: If a=0x55, then "goto error"; otherwise, "inc MEM".								
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV								
<i>ceqsn</i> a, M	Compare ACC with memory and skip next instruction if both are equal.								
	Flag will be changed like as (a \leftarrow a - M)								
	Example: <i>ceqsn</i> a, MEM;								
	Result: If a=MEM, skip next instruction								
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV								
<i>t0sn</i> IO.n	Check IO bit and skip next instruction if it's low								
	Example: <i>t0sn</i> pa.5;								
	Result: If bit 5 of port A is low, skip next instruction								
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV								
<i>t1sn</i> IO.n	Check IO bit and skip next instruction if it's high								
	Example: t1sn pa.5;								
	Result: If bit 5 of port A is high, skip next instruction								
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV								



<i>t0sn</i> M.n	Check memory bit and skip next instruction if it's low							
	Example: t0sn MEM.5:							
	Result: If bit 5 of MEM is low, then skip next instruction							
	Affected flags: $[N_{\bullet}, Z_{\bullet}]$ $[N_{\bullet}, C_{\bullet}]$ $[N_{\bullet}, AC_{\bullet}]$ $[N_{\bullet}, OV$							
tion Min	Check memory bit and skip payt instruction if it's high							
<i>UISH</i> IVI.11								
	Result: If bit 5 of MEM is high, then skip next instruction							
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV							
izsn a	Increment ACC and skip next instruction if ACC is zero							
	Example: <i>izsn</i> a;							
	Result: $a \leftarrow a + 1$,skip next instruction if $a = 0$							
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV							
dzsn a	Decrement ACC and skip next instruction if ACC is zero							
	Example: <i>dzsn</i> a;							
	Result: $A \leftarrow A - 1$, skip next instruction if $a = 0$							
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV							
izsn M	Increment memory and skip next instruction if memory is zero							
	Example: <i>izsn</i> MEM;							
	Result: MEM \leftarrow MEM + 1, skip next instruction if MEM= 0							
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV							
dzsn M	Decrement memory and skip next instruction if memory is zero							
	Example: dzsn MEM;							
	Result MFM \leftarrow MFM - 1 skip next instruction if MFM = 0							

7.7. System control Instructions

call label	Function call, address can be full range address space							
	Example: <i>call</i> function1;							
	Result: $[sp] \leftarrow pc + 1$							
	pc ← function1							
	$sp \leftarrow sp + 2$							
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV							
goto label	Go to specific address which can be full range address space							
	Example: goto error;							
	Result: Go to error and execute program.							
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV							
ret I	Place immediate data to ACC, then return							
	Example: ret 0x55;							
	Result: $A \leftarrow 55h$							
	ret ;							
	Affected flags: "N _J Z "N _J C "N _J AC "N _J OV							



ret	Return to program which had function call					
	Example: ret;					
	Result: sp \leftarrow sp - 2					
	pc ← [sp]					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
reti	Return to program that is interrupt service routine. After this command is executed, global					
	interrupt is enabled automatically.					
	Example: reti;					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
пор	No operation					
	Example: <i>nop</i> ;					
	Result: nothing changed					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
pcadd a	Next program counter is current program counter plus ACC.					
	Example: <i>pcadd a</i> ;					
	Result: pc ← pc + a					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
	Application Example:					
	mov a, 0x02 ;					
	pcadd a ; // PC <- PC+2					
	goto err1 ;					
	goto correct ; // jump here					
	goto err2 ;					
	goto err3 ;					
	correct: // jump here					
engint	Enable global interrupt enable					
	Example: <i>engint</i> ;					
	Result: Interrupt request can be sent to FPP0					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					
disgint	Disable global interrupt enable					
	Example: <i>disgint</i> ;					
	Result: Interrupt request is blocked from FPP0					
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV					



stopsys	System halt.								
	Example: stopsys;								
	Result: Stop the system clocks and halt the system								
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV								
stopexe	CPU halt. The oscillator module is still active to output clock, however, system clock is disabled								
	to save power.								
	Example: stopexe;								
	Result: Stop the system clocks and keep oscillator modules active.								
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV								
reset	Reset the whole chip, its operation will be same as hardware reset.								
	Example: reset,								
	Result: Reset the whole chip.								
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV								
wdreset	Reset Watchdog timer.								
	Example: wdreset;								
	Result: Reset Watchdog timer.								
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV								

7.8. Summary of Instructions Execution Cycle

2T		<i>goto, call, idxm,</i> pcadd, ret, reti
2T	Condition is fulfilled	agan anggon tion tion dagn izon
1T	Condition is not fulfilled	ceqsh, cheqsh, tosh, trsh, dzsh, izsh
1T		Others



7.9. Summary of affected flags by Instructions

Instruction	Z	С	AC	ov	Instruction	Ζ	С	AC	ov	Instruction	Z	С	AC	ov
<i>mov</i> a, I	-	-	-	-	<i>mov</i> M, a	-	-	-	-	<i>mov</i> a, M	Y	-	-	-
<i>mov</i> a, IO	Y	-	-	-	<i>mov</i> IO, a	-	-	-	-	ldt16 word	-	-	-	-
stt16 word	I	-	-	I	<i>idxm</i> a, index	-	1	-	-	<i>idxm</i> index, a	-	I	•	-
xch M	-	-	-	-	pushaf	-	-	-	-	popaf	Y	Y	Y	Υ
add a, I	Y	Υ	Υ	Y	<i>add</i> a, M	Y	Y	Υ	Υ	add M, a	Y	Y	Y	Υ
<i>addc</i> a, M	Y	Υ	Υ	Y	<i>addc</i> M, a	Y	Y	Υ	Υ	addc a	Y	Y	Y	Υ
addc M	Y	Υ	Υ	Y	<i>sub</i> a, I	Y	Y	Υ	Υ	sub a, M	Υ	Υ	Υ	Υ
<i>sub</i> M, a	Y	Υ	Υ	Y	<i>subc</i> a, M	Y	Y	Υ	Υ	<i>subc</i> M, a	Υ	Υ	Υ	Υ
<i>subc</i> a	Y	Υ	Υ	Y	subc M	Y	Υ	Υ	Υ	inc M	Υ	Y	Υ	Υ
dec M	Y	Υ	Y	Y	clear M	-	-	-	-	sr a	-	Y	-	-
src a	-	Υ	-	-	sr M	-	Y	-	-	src M	-	Y	-	-
sl a	-	Υ	-	-	<i>sl</i> c a	-	Y	-	-	s/ M	-	Y	-	-
s <i>l</i> c M	I	Υ	-	1	<i>swap</i> a	-	1	-	-	and a, I	Y	I	•	-
<i>and</i> a, M	Y	-	-	-	<i>and</i> M, a	Y	-	-	-	or a, l	Y	-	-	-
or a, M	Y	-	-	-	or M, a	Y	-	-	-	<i>xor</i> a, l	Y	-	-	-
<i>xor</i> IO, a	-	-	-	-	<i>xor</i> a, M	Y	-	-	-	<i>xor</i> M, a	Y	-	-	-
<i>not</i> a	Y	-	-	-	not M	Y	-	-	-	neg a	Y	-	-	-
neg M	Y	-	-	-	<i>set0</i> IO.n	-	-	-	-	<i>set1</i> IO.n	-	-	-	-
<i>set0</i> M.n	-	-	-	-	<i>set1</i> M.n	-	-	-	-	<i>ceqsn</i> a, l	Y	Υ	Y	Y
<i>ceqsn</i> a, M	Y	Υ	Υ	Y	<i>t0sn</i> IO.n	-	-	-	-	<i>t1sn</i> IO.n	-	-	-	-
<i>t0sn</i> M.n	-	-	-	-	<i>t1sn</i> M.n	-	-	-	-	<i>izsn</i> a	Y	Υ	Y	Y
<i>dzsn</i> a	Y	Y	Υ	Y	izsn M	Y	Υ	Υ	Υ	dzsn M	Y	Υ	Y	Y
<i>call</i> label	-	-	-	-	<i>goto</i> label	-	-	-	-	ret I	-	-	-	-
ret	-	-	-	-	reti	-	-	-	-	nop	-	-	-	-
<i>pcadd</i> a	-	-	-	-	engint	-	-	-	-	disgint	-	-	-	-
stopsys	-	-	-	-	stopexe	-	-	-	-	reset	-	-	-	
wdreset	-	-	-	-										

7.10. BIT definition

- (1) Bit defined: Only addressed at $0x00 \sim 0x0F$
- (2) WORD defined : Only addressed at 0x00 ~ 0x1E



8. Code Options

Option	Selection	Description		
Security	Enable	OTP content is protected and program cannot be read back		
Occurry	Disable	OTP content is not protected so program can be read back		
	4.0V	Select LVR = 4.0V		
	3.5V	Select LVR = 3.5V		
	3.0V	Select LVR = 3.0V		
	2.75V	Select LVR = 2.75V		
LVK	2.5V	Select LVR = 2.5V		
	2.2V	Select LVR = 2.2V		
	2.0V	Select LVR = 2.0V		
	1.8V	Select LVR = 1.8V		
Under 20mg VDD OK	Yes	reach normal operating voltage quickly within 20 mS		
	No	can't reach normal operating voltage quickly within 20 mS		



9. Special Notes

This chapter is to remind user who use PMC153/PMS153 series IC in order to avoid frequent errors upon operation.

9.1. Warning

User must read all application notes of the IC by detail before using it. Please download the related application notes from the following link:

http://www.padauk.com.tw/tw/technical/index.aspx

9.2. Using IC

9.2.1. IO pin usage and setting

- (1) IO pin as digital input
- When IO is set as digital input, the level of Vih and Vil would changes with the voltage and temperature. Please follow the minimum value of Vih and the maximum value of Vil.
- The value of internal pull high resistor would also changes with the voltage, temperature and pin voltage. It is not the fixed value.
- (2) If IO pin is set to be digital input and enable wake-up function
 - Configure IO pin as input
 - Set corresponding bit to "1" in PADIER
 - For those IO pins of PA that are not used, PADIER[1:2] should be set low in order to prevent them from leakage.
- (3) PA5 is set to be output pin
 - PA5 can be set to be Open-Drain output pin only, output high requires adding pull-high resistor.
- (4) PA5 is set to be PRSTB input pin
 - No internal pull-high resistor for PA5
 - Configure PA5 as input
 - Set CLKMD.0=1 to enable PA5 as PRSTB input pin
- (5) PA5 is set to be input pin and to connect with a push button or a switch by a long wire
 - Needs to put a >10 Ω resistor in between PA5 and the long wire
 - Avoid using PA5 as input in such application.

9.2.2. Interrupt

(1) When using the interrupt function, the procedure should be:

Step1: Set INTEN register, enable the interrupt control bit

Step2: Clear INTRQ register

Step3: In the main program, using ENGINT to enable CPU interrupt function

Step4: Wait for interrupt. When interrupt occurs, enter to Interrupt Service Routine



Step5: After the Interrupt Service Routine being executed, return to the main program

- * Use DISGINT in the main program to disable all interrupts
- * When interrupt service routine starts, use PUSHAF instruction to save ALU and FLAG register. POPAF instruction is to restore ALU and FLAG register before RETI as below:

void Interrupt (void)// Once the interrupt occurs, jump to interrupt service routine{// enter DISGINT status automatically, no more interrupt is

accepted

PUSHAF;

```
...
```

- POPAF;
- } // RETI will be added automatically. After RETI being executed, ENGINT status will be restored
- (2) INTEN and INTRQ have no initial values. Please set required value before enabling interrupt function

9.2.3. System clock switching

System clock can be switched by CLKMD register. Please notice that, NEVER switch the system clock and turn off the original clock source at the same time. For example: When switching from clock A to clock B, please switch to clock B first; and after that turn off the clock A oscillator through CLKMD.

- Example : Switch system clock from ILRC to IHRC/2
 - CLKMD = 0x36; // switch to IHRC, *ILRC can not be disabled here* CLKMD.2 = 0; // ILRC can be disabled at this time
- ERROR: Switch ILRC to IHRC and turn off ILRC simultaneously
 CLKMD = 0x50; // MCU will hang

9.2.4. Power down mode, wakeup and watchdog

- (1) Watchdog will be inactive once ILRC is disabled
- (2) Please turn off watchdog before executing STOPSYS or STOPEXE instruction, otherwise IC will be reset due to watchdog timeout. It is the same as in ICE emulation.
- (3) The clock source of Watchdog is ILRC if the fast wakeup is disabled; otherwise, the clock source of Watchdog will be the system clock and the reset time from watchdog becomes much shorter. It is recommended to disable Watchdog and enable fast wakeup before entering STOPSYS mode. When the system is waken up from power down mode, please firstly disable fast wakeup function, and then enable Watchdog. It is to avoid system to be reset after being waken up.
- (4) If enable Watchdog during programming and also wants the fast wakeup, the example as below:

CLKMD.En_WatchDog = 0;	<pre>// disable watchdog timer</pre>
\$ MISC Fast_Wake_Up;	
stopexe;	
nop;	
\$ MISC WT_xx;	<pre>// Reset Watchdog time to normal wake-up</pre>
Wdreset;	
CLKMD.En_WatchDog = 1;	// enable watchdog timer



9.2.5. TIMER time out

When select \$ INTEGS BIT_R (default value) and T16M counter BIT8 to generate interrupt, if T16M counts from 0, the first interrupt will occur when the counter reaches to 0x100 (BIT8 from 0 to 1) and the second interrupt will occur when the counter reaches 0x300 (BIT8 from 0 to 1). Therefore, selecting BIT8 as 1 to generate interrupt means that the interrupt occurs every 512 counts. Please notice that if T16M counter is restarted, the next interrupt will occur once Bit8 turns from 0 to 1.

If select \$ INTEGS BIT_F(BIT triggers from 1 to 0) and T16M counter BIT8 to generate interrupt, the T16M counter changes to an interrupt every 0x200/0x400/0x600/. Please pay attention to two differences with setting INTEGS methods.

9.2.6. LVR

- (1) VDD must reach or above 2.0V for successful power-on process; otherwise IC will be inactive.
- (2) The setting of LVR (1.8V, 2.0V, 2.2V etc) will be valid just after successful power-on process.
- (3) User can set EOSCR.0 as "1" to disable LVR. However, VDD must be kept as exceeding the lowest working voltage of chip; Otherwise IC may work abnormally.

9.2.7. IHRC

- (1) The IHRC frequency calibration is performed when IC is programmed by the writer.
- (2) Because the characteristic of the Epoxy Molding Compound (EMC) would some degrees affects the IHRC frequency (either for package or COB), if the calibration is done before molding process, the actual IHRC frequency after molding may be deviated or becomes out of spec. Normally, the frequency is getting slower a bit.
- (3) It usually happens in COB package or Quick Turnover Programming (QTP). And PADAUK would not take any responsibility for this situation.
- (4) Users can make some compensatory adjustments according to their own experiences. For example, users can set IHRC frequency to be 0.5% ~ 1% higher and aim to get better re-targeting after molding.



9.2.8. Program writing

There are 8 pins for using the writer to program: PA0, PA3, PA4, PA5, PA6, PA7, VDD and GND.

Please use PDK3S-P-002 for program real chip and put the jumper connected to CN38(at the back for the writer). Then for the SOP14/DIP14 packaged IC, please put the chip at the top of the textool; as for SOP8/DIP8 package, just put the IC downward three spaces on the Textool. Other packages could be programmed by connecting the signals correspondingly. All the signals of the left side of the jumpers are the same and as the descriptions at the left bottom corner. They are VDD, PA0, PA3, PA4, PA5, PA6, PA7, and GND).



If user use PDK5S-P-003 or above to program, please follow the instructions for connecting jumpers.

- Special notes about voltage and current while Multi-Chip-Package(MCP) or On-Board Programming
 - (1) PA5 (V_{PP}) may be higher than 11V.
 - (2) V_{DD} may be higher than 7V, and its maximum current may reach about 20mA.
 - (3) All other signal pins level (except GND) are the same as V_{DD} .

User should confirm when using this product in MCP or On-Board Programming, the peripheral circuit or components will not be destroyed or limit the above voltages.

Important Cautions :

- You MUST follow the instructions on APN004 and APN011 for programming IC on the handler.
- Connecting a 0.01uF capacitor between VDD and GND at the handler port to the IC is always good for suppressing disturbance. But please DO NOT connect with > 0.01uF capacitor, otherwise, programming may be fail.

9.3. Using ICE

Please use PDK5S-I-S01/2(B) ICE to emulate PMC153/PMS153. Please note in the simulation:

- (1) Fast Wakeup time is different from PDK5S-I-S01/2(B): 128 SYSCLK, PMC153/PMS153: refer 5.8.3.
- (2) Watch dog time out period is different from PDK5S-I-S01/2(B):



WDT period	PMC153/PMS153	PDK5S-I-S01/2(B)
misc[1:0]=00	8K* T _{ILRC}	2048* T _{ILRC}
misc[1:0]=01	16K* T _{ILRC}	4096* T _{ILRC}
misc[1:0]=10	64K* T _{ILRC}	16384* T _{ILRC}
misc[1:0]=11	256K* T _{ILRC}	256* T _{ILRC}